Ladder-based allpass filters are extended for active RLC, active RC, SC and digital realisations. The resulting circuits have the attractive properties of parallel structure and very low amplitude sensitivity to component changes. The analogue implementations are canonical with respect to the number of op amps and the digital ones are multiplier canonic. Detailed examples are given for SC designs and these are critically assessed for capacitance spread and sensitivity.
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Introduction
Allpass filters are primarily designed to provide phase characteristics and any interference with an existing magnitude response should be avoided. However, in practical realisations, the amplitude response will inevitably be influenced by component variations. It is important therefore to use circuits with low amplitude sensitivity characteristics. Because allpass functions are nonminimum phase by definition, low-sensitivity ladderbased design remains an open problem. Instead, cascaded biquad sections are typical in active and digital realisations, and such topologies are highly sensitive to component deviations, especially in high-Q cases 11-33.
A novel method for allpass digital filter design has recently been proposed [4, 61. The allpass transfer function is decomposed into two terms: a constant and a function realisable as the driving point impedance of a passive network, which is, in turn, simulated by a digital circuit. The resulting system is structurally allpass, that is, wordlength truncation will not introduce any distortion into the amplitude response. Switched capacitor (SC) simulations of the Foster I1 structure used in Reference 4 are also known [SI.
In this paper, a ladder-based approach is presented for the design of prototypes. The op amps can be made canonical in number for SC implementations, if the allpass equaliser and amplitude filter are considered together (this can also be insured in fully differential active-RC circuits). The new configurations are also very suitable for parallel digital circuit implementations and lead to circuits canonical in the number of delays.
Major emphasis will be placed on SC circuit realisations. Design examples are given and comparisons made between the different ladder-based structures and with cascade biquads. It will be demonstrated that the sensitivities of the amplitude responses of ladder systems are much lower than those of cascade biquad structures and that the sensitivities of the delay responses are similar for all realisations. Low capacitance spreads are also observed for ladder-based methods. A signal flow graph (SFG) is given in Fig. 1 
For z-domain, (I 
Traditionally, passive allpass filters are realised as cascaded lattice-derived bridged-T structures. Two major disadvantages are associated with this method. First, the amplitude response is sensitive to all components, and, secondly, the circuits are not canonical, requiring approximately 2.5n reactance elements in their implementation. For the scheme shown in Fig. 2 , the amplitude response is completely insensitive to the deviation in the reactance elements (Section 4) and only n reactance elements are required. The summing amplifier and several resistors are an extra cost. 
Active RC ladder design
The passive ladder network part of the circuit of Fig. 2 can be simulated by active RC circuits. duced to insure that all entries in eqn. 6 are positive. The matrix decomposition method for active RC network design described in References 9-11 can be readily applied here. Eqn. 6 can be written in the LUD form, (because all of the capacitors in Fig. 2 The summing amplifier employed in the output stage in Fig. 4 need not be realised explicitly in delay equalised filter systems. Provided the allpass filter is succeeded by an amplitude filter stage, the virtual earth of the input integrator of the amplitude stage can be directly connected to P , to realise the summation function. In a fully differential implementation, separate inverters are not required and thus realisations with a canonical number of o p amps are possible.
Discrete domain allpass ladders
There are several approaches to the derivation of allpass ladders in the z-domain. In particular, it has been found a=l Cd=l most efficient to use the so-called bilinear-LDI method, as it is both exact in frequency response and efficient in terms of implementation cost. Such a structure could be derived by the technique of Reference 11, which places real zeros in the ladder prototype to introduce the cancellation of capacitors after bilinear transformation. However, a more straightforward derivation is presented here, which uses a continued fraction expansion for zdomain transfer functions [6-8, 121.
3.1
For an allpass function in z-domain LUD method for SC and digital ladder design
(-signforn=2rn, + s i g n f o r n = 2 m + 1)
To avoid the noncausal term z in eqn. 9, the transfer function is modified to which introduces only a single extra delay. Define where a = 2, /l = 1. This can be again represented by an SFG, Fig. 3a (case Bj, including the output stage. Notice that the corresponding digital implementation is canonical with respect to both multiplier coefficients and delays. The SC realisation is straightforward, but this method results in a large capacitance spread. There is another realisation of eqn. 13, by choosing a = 1 + z and /l = 0, Fig. 3a (case C) results. Note that a and 6 can be exchanged without affecting the overall transfer function. The corresponding SC circuit can be obtained by replacing the branches in the SFG by SC elements, see Fig. 6a . The single zY' of eqn. 10 is realised by a rearrangement of switching in the sample-and-hold and other input/output circuitry. The sampled input from an even phase is transferred to the output summing amplifier during the subsequent odd phase. The unit delay is realised when the output is sampled in the even phase of the next clock period. This scheme usually results in a lower capacitance spread than for case B. LUD type SC circuits will always require an even number of op amps, which is canonical for even order cases. but not for odd cases.
Leapfrog method for SC and digital ladder design
Use of 13 to derive directly the leapfrog type circuit causes difficulty in realisation of the termination terms. Instead, it is easy to verify the equivalence between eqn. 13 and the following system: For n odd, eqn. 12 will terminate with a Y 'C,,, term. Positive values of {C,} and { L , } are guaranteed [12] . By analogy with eqn. 2, it can be seen that a ladder simulation is appropriate. The passive ladder part in Fig. 2 can again be used to realise eqn. 12 by means of a 'passive network', with admittance yi = Y 'Cl and impedance zi = W I L t . Although physically unrealisable, it can be used as prototype for SC and digital simulations. A nodal description can be set up for the ladder section of Fig ( 1 7 4 ( 1 76)
The SFG of Fig. 36 (case B) can be used to represent eqn. 17 and an illustration of SC replacement is given in Fig.  66 , which is comparable to an independently reported realisation [7] . Notice that the z f l factor in eqn. 17a cancels the noncausal factor of 1 + z in eqn. 10.
Leapfrog SC simulation can always realise a circuit with a canonical number of op amps, provided the amplitude and allpass stages are considered together. However, for narrow band SC design, it will result in a larger total capacitance than the LUD method.
From Fig. 36 (case Bj, it is seen that there is a delayfree loop at the termination stage: u1 + -y + J , + @/cl -t u l . For a digital realisation this can be eliminated by the equivalent circuit transformation shown in Fig. 7 . The resulting circuit is highly parallel 
Fig. 7
Network transformation to eliminate delay-free loop required is also relatively small (roughly 2n). The digital leapfrog realisation requires one more delay than the equivalent canonical LUD realisation (case B).
Sensitivity estimations
In the fabrication process, nonideal factors will inevitably lead to deviation in the system parameters. In the digital case, the nonideal factor would be the truncation of multiplier coefficients to finite wordlength, which will affect only ICi} and { L i } . For analogue cases, inaccu-
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It will be proved that the amplitude response of the structures introduced in this paper, unlike their biquad counterparts, are completely insensitive with respect to deviation of most of the element values and are bounded for a few terminating elements. The transfer functions of Remark: For the circuits in Figs. 2, 4, and 6, if a, b (orb,, b,) and a are fixed, then I H , I = 1, regardless of all other parameters, even the unity valued elements.
Proof: In the s-domain (Figs. 2 and 4) For the circuit in Fig. 2 , U J J , is certainly imaginary, For the circuit in Fig. 4a , we can apply the Mason being the admittance of a reactive network. formula 1131 to derive c I / J I :
where gk is the product of edge weights for kth forward path, P,, is the product of loop transmissions for the mth set of vertex-disjoint feedback loops and Ak is the value of A for the part of the graph with no vertices in common with the kth forward path.
Every loop in the subnetwork of the reactive two port in Fig. 3a 
Examples and Comparisons
The design procedure presented above has been incorporated into the filter design software package PANDDA, where cascade biquad structures are also available [ 141.
As an example, a sixth order allpass SC filter (case C) is designed to achieve an equiripple correction of the delay distortion caused by a sixth order SC bandpass filter, see Table 1 . The design data given in Table 2 relate to the two ladder-based equaliser structures, LUD and leapfrog of Fig. 6 . Each of these circuits can be followed by the amplitude stage in Fig. 8 , designed as a sixth order ellip-VO"1
Fig. 8 S i x t h order bandpass SC elliptic L U D filter
tic LUD-type SC circuit, see Table 1 . All of the circuits have been scaled for maximum dynamic range. The P , point of either circuit of Fig. 6 can be directly connected to the input of the circuit of Fig. 8 . The amplitude and delay responses are shown in Figs. 9a and 6 .
The following formula is used to measure the overall system sensitivity: The system delay sensitivity can be defined in the same way. For comparison, two cascade biquad SC circuits are designed for the delay equalisation stage, using biquad topologies 1 and 2 of Reference 3. The resulting design parameters are listed in Table 3 . As in Reference 3, topology 1 has quite a small spread, but very high sensitivity, whereas topology 2 has an improved sensitivity at the cost of high spread, see Fig. 10. Other biquad topologies The amplitude sensitivities for ladder-based circuits, of the type shown in Fig. 6 , are mainly determined by five parameters, i.e. a = CJC,, b, = C,,,/C,, b, = C,,.C,. z = C,,'C, and d = C,,/C,. Provided these ratios are carefully controlled, good allpass properties can be expected.
6
Conclusions
A systematic approach has been proposed for active and digital allpass ladder-based design and novel L U D structures have been developed that demonstrate very low amplitude sensitivity, as well as other advantages, such as high parallelism for digital realisation and low total capacitance for SC realisation. It is shown that LUD ladder-based structures can be implemented with a canonical number of multipliers and delays for digital circuits or with a canonical number of op amps for analogue circuits.
A formal sensitivity analysis of the ladder-based all pass structures has indicated that amplitude sensitivities are strictly bounded, and this is confirmed by detailed examination of example circuits.
The allpass ladder-based networks have direct application in delay equalisation and also in the realisation of general amplitude functions by a sum of allpass functions [ 151 to achieve low-sensitivity and low-noise properties.
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